Hardware realization of a Java Virtual Machine for high performance multimedia applications

verfasst von

Mladen Berekovic, Helge Kloos, Peter Pirsch

Abstract

This paper describes a new architecture for content-based, interactive multimedia applications. A hardware implementation of a Java Virtual Machine (JVM) is proposed, which allows for direct execution of Java bytecode. In a single clock cycle, up to 3 bytecode instructions can be decoded and executed in parallel using a RISC pipeline. A splitable 64-bit ALU implementation addresses demanding processing requirements of typical multimedia signal processing schemes. The proposed architecture supports parallel execution of multiple Java threads. An implementation of basic building blocks of the processor with a standard-cell library provides an estimate of 150 MHz clock-speed for a 0.35 μm 3 metal layer CMOS process. With a size of less than 10 mm² needed for the core logic, it is possible to integrate multiple JVMs together with larger cache memories on a single chip.

Organisationseinheit(en)

Laboratorium f. Informationstechnologie

Typ

Paper

Seiten

479-488

Anzahl der Seiten

10

Publikationsdatum

1997

Publikationsstatus

Veröffentlicht

Peer-reviewed

Ja

ASJC Scopus Sachgebiete

Signalverarbeitung, Medientechnik